Abstract -Bidirectional power transistors are essential components of several power electronics systems, such as matrix converters. In this paper, we present the operating principles, design considerations, and experimental characteristics of a novel planar gate 4H-SiC bidirectional insulated gate bipolar transistors. The impact of various drift layer and unit cell parameters on blocking, on-state, and switching performance has been evaluated by using numerical simulations, and critical performance tradeoffs have been discussed. Based on the optimized design, devices were fabricated on lightly doped free-standing n-type 4H-SiC wafers. Fabricated devices showed good conductivity modulation, with a forward voltage drop of 9.7 V at 50 A/cm 2 at room temperature, which increased to 11.5 V at 150°C. Index Terms-Bidirectional switch, high voltage, insulate gate bipolar transistors, silicon carbide (SiC).
and isolation transformer, which results in lower cost at the system level [9] [10] [11] . Due to the higher operating temperature capability of SiC devices, cooling requirements are also reduced and passive cooling can be used instead of active cooling.
In silicon, IGBTs have become the preferred switching device for a wide range of high-voltage applications due to their simple drive requirements, relatively low switching losses, and high ruggedness. Typically, conventional IGBTs are unidirectional in voltage and current, i.e., they have current conduction and voltage blocking capability in one direction only. Nonpunchthrough (NPT) IGBTs with reverse blocking (RB) capability have also been developed for applications, such as matrix converters [12] , [13] . However, in many applications, bidirectional or ac switches (i.e., switches with current conduction and voltage blocking capability in both the forward and reverse directions) are needed, e.g., matrix converters [14] and neutral point piloted multilevel converters [15] . Such bidirectional switches can be implemented in various ways, as shown in Fig. 1 . The first approach is to use an antiseries connection of two conventional IGBTs with antiparallel diodes connected in common-collector or common-emitter configuration, as shown in Fig. 1(a) . In this case, four semiconductor devices are needed to form a bidirectional switch. In addition, in the ON-state, the voltage drop across this bidirectional switch is the sum of the voltage drop across an IGBT and a diode. An alternative approach is to use an antiparallel connection of two RB-NPT-IGBTs, as shown in Fig. 1(b) , or a series connection of two reverse conducting IGBTs. This reduces the number of semiconductor components to two and eliminates the additional diode drop incurred using the first approach. However, the forward voltage drop of NPT IGBTs is typically larger than that of asymmetrical or field-stop (FS) IGBTs due to the use of a thicker drift layer. The third approach is to use a monolithically bidirectional (BD-IGBT), which reduces the number of semiconductor components to one. In addition, by using back-gate control in a BD-IGBT, it is possible to achieve MOSFET like switching characteristics, resulting in a more favorable tradeoff between conduction and switching losses than either FS-IGBTs or NPT-IGBTs.
Monolithically integrated silicon BD-IGBTs have been demonstrated with voltage ratings from 1.2 to 3.3 kV, by using a fusion wafer bonding process [16] [17] [18] [19] [20] . In this approach, two fully processed IGBT wafers (except with backside p-type implant and metallization) are thinned down to a certain thickness (determined by blocking voltage requirement). The wafers are subsequently bonded back to back to yield a BD-IGBT. Since the IGBT wafers have frontside contact metallization layers, the bonding temperature is restricted to less than 450°C to preserve the integrity of metal layers. An alternative approach for the fabrication of BD-IGBTs by utilizing a double sided lithography process was explored in [21] . Although working devices were demonstrated, the threshold voltage was different on both sides of the wafer, resulting in asymmetric ON-state characteristics in the first and third quadrants. Recently, our group has successfully demonstrated the first planar gate SiC BD-IGBTs by using double sided lithography on lightly doped free-standing SiC wafers [22] . In this paper, we present a detailed discussion on the operating principles, design methodology, and experimental characteristics of 4H-SiC BD-IGBTs. Numerical simulations have been utilized to optimize the static and dynamic performance of SiC BD-IGBTs.
II. BIDIRECTIONAL IGBT OPERATION

A. Static Operating Modes
A schematic cross section of a simplified BD-IGBT unit cell is shown in Fig. 1(c) . It is a four terminal device (GATE1, EMITTER1, GATE2, and EMITTER2), and consists of a planar gate double-diffused metal oxide semiconductor (DMOS) structure mirrored on both sides of a lightly doped drift layer. Drift layer parameters (thickness and doping concentration) determine the breakdown voltage (BV) of the device, and will be discussed in Section III. In this section, the different operating modes of a BD-IGBT are presented.
There are eight different modes of operation for a BD-IGBT depending on the voltages applied to each terminal (four In a forward IGBT mode, the GATE1 terminal is turned ON, creating an inversion layer of electrons. The backside GATE2 terminal is OFF. The top side channel supplies electrons to the drift layer, which is the base of the wide base p-n-p transistor formed between the backside p + , n-drift, and top p + regions. This causes injection of holes from the backside p + region into the drift layer and builds up electron-hole plasma in the drift layer. Resistivity of the drift layer is reduced due to the injection of minority carriers. In this mode, the operation of a BD-IGBT is similar to the ON-state operation of a conventional IGBT. Since the device is symmetric, if the polarities of all terminals are reversed, symmetric I -V characteristics are obtained in the reverse direction (referred to as reverse IGBT mode). The simulated I -V characteristics of a 10-kV 4H-SiC BD-IGBT operating in the forward and reverse IGBT modes are shown in Fig. 2(a) and the equivalent circuit in this mode is shown in Fig. 2(b) . If both gates are turned ON, the BD-IGBT operates in an MOS conduction mode. The backside MOS channel shorts the backside p-n junction, preventing injection of holes. Therefore, there is no conductivity modulation and the BD-IGBT behaves as the series connection of two MOSFETs with the high-resistivity drift layer resistance in between. Since the unmodulated drift layer resistance is high, the current conduction capability in this mode is small. Eventually, at a sufficiently high current density, the voltage drop across the backside MOS channel exceeds the built-in voltage of the backside p-n junction (≈2.8 V for 4H-SiC). At this point, the backside junction starts injecting holes and the drift layer resistance reduces. A snapback is observed in the I -V characteristic due to the reduction of the drift layer resistance with increasing current density, as shown in Fig. 2(a) . Due to the high ON-state voltage drop, the MOS mode is not used during normal ON-state operation of the device. However, it can be used to reduce switching losses as discussed in Section II.B. The equivalent circuit for a BD-IGBT operating in MOS mode is shown in Fig. 2(c) .
B. Switching Operation
Inductive load switching simulations were performed to evaluate and optimize the dynamic performance of 15-kV 4H-SiC BD-IGBTs. The bus voltage (V CC ) is fixed at 10 kV, a large inductance of 100 mH is used to maintain a constant current boundary condition during voltage transitions, the gate resistance is 1 , and the gate voltage signals have rise and fall times of 1 ns. The device area is scaled up to 1 cm 2 and the ON-state current is 50 A. Under passive switching conditions (i.e., with the backgate OFF), the switching behavior of a BD-IGBT is identical to that of a conventional NPT-IGBT, which has been discussed by several authors [23] [24] [25] . In this section, the optimization of BD-IGBT turn-OFF performance under active switching (i.e., by using back gate control) is discussed.
Simulated inductive load turn-OFF waveforms for 15-kV BD-IGBTs are shown in Fig. 3(a) . There are two phases in the turn-OFF process: 1) a voltage rise phase when the current is held constant at the ON-state current and 2) a current fall phase when the voltage is constant at the bus voltage. As shown in Fig. 3(b) , about 60 mJ/cm 2 of the turn-OFF loss (E OFF ) is contributed by the first phase, and another 40 mJ/cm 2 is contributed by the second phase. To minimize the turn-OFF loss in the first phase, the dV/dt during the voltage rise phase should be increased. This dV/dt depends on the rate of expansion of the depletion layer, which is controlled by the rate of stored charge removal on the emitter side of the IGBT [26] . The loss in the second phase of turn-OFF can be minimized by reducing the current tail, which is contributed by the recombination of carriers stored on the collector side of the IGBT. It can be reduced by lowering the carrier lifetime or the anode injection efficiency, but these approaches also increases the ON-state voltage drop, thereby leading to the well-known V F -E OFF tradeoff for IGBTs.
Unlike a unidirectional IGBT, the injection and storage of minority carriers in a BD-IGBT can be tailored by using the back gate. This mode of turn-OFF in a BD-IGBT is referred to as active switching. When the back gate is turned ON, an MOS inversion channel is formed, which shunts the injecting p-n junction. Injection of holes from the backside p-n junction ceases, and the entire collector current is conducted by the backside MOS channel. Stored electrons on the collector side of the IGBT are removed by this electron current. Removal of stored electrons causes this region to deviate from quasi-space charge neutrality, which increases the electric field near the collector. This electric field drives holes toward the emitter, where they can either recombine or flow out of the IGBT structure through the emitter contact. In this way, the stored charge in the drift layer starts getting removed from the collector side of the IGBT. Drift layer space charge concentrations and electric fields during active turn-OFF (500-ns intervals) of a 15-kV 4H-SiC BD-IGBT are shown in Fig. 4 . In this case, the back gate is turned ON at t = −5 μs, and the front gate is turned OFF at t = 0. After the back gate turns ON, electrons near the anode start being swept out through the backside MOS channel. A space charge region forms near the anode (Emitter 2), as shown in Fig. 4(a) , due to the presence of excess holes in this region. The region to the right (toward Emitter 2) of the space charge peak is quasi-space charge neutral, but is unmodulated (i.e., only majority carriers). The region to the left of the space charge peak (towards Emitter 1) is also quasi-space charge neutral, but is conductivity modulated. The peak of the space charge region represents the moving boundary between unmodulated and modulated parts of the drift layer. A high electric field exists in the unmodulated region, which is the driving force for carrier sweep out. Eventually, all minority carriers are swept out from the drift region through the Emitter 2 contact (which happens at about t = −2 μs in this case), and the BD-IGBT essentially operates as a unipolar device. If the BD-IGBT is now turned OFF (i.e., Gate 1 turn-OFF), its turn-OFF behavior is exactly analogous to that of a power MOSFET. Since there is no stored charge, a higher dV/dt is achieved and the collector current tail is eliminated.
It should be noted that when the BD-IGBT converts into a unipolar mode, the ON-state voltage drop increases due to the high resistivity of the unmodulated drift layer. The conduction loss during this phase is higher than in the normal ON-state operation of a BD-IGBT. Therefore, the delay time between back-gate turn-ON and main-gate turn-OFF should be carefully optimized to minimize switching losses. If the delay time is not long enough, stored minority carriers cannot be completely removed, and hence, the turn-OFF loss is high. If the delay time is too long, the additional conduction loss incurred in the unipolar mode will offset some of the gain in turn-OFF loss. The current and voltage waveforms during active turn-OFF of a 15-kV BD-IGBT for two values of delay time (2 and 5 μs) are shown in Fig. 3(a) . Instantaneous power dissipation and total energy loss are shown in Fig. 3(b) . If the delay between the two gate signals is long enough (>5 μs in this case), then all stored charge is removed through the anode [ Fig. 3(d) ], resulting in a MOSFET like turn-OFF with high dV/dt of 500 V/ns (limited by C OSS ) and no tail current.
With an optimized active turn-OFF delay time, switching loss in a BD-IGBT can be comparable with that of a power MOSFET. This enables the use of long minority carrier lifetime to minimize conduction losses, while still maintaining low switching losses by using active switching. A similar tradeoff between diode conduction and reverse recovery losses by using the top side MOS gate to control minority carrier injection has been previously demonstrated for silicon reverse conducting IGBTs [27] .
III. DESIGN CONSIDERATIONS OF SIC BD-IGBTS
A. Drift Layer Design
Similar to conventional unidirectional IGBTs, a BD-IGBT may also be designed with NPT or FS designs. Schematic cross sections of NPT and FS BD-IGBT drift layers are shown in Fig. 5 . An NPT-IGBT has the capability to support both forward blocking and RB voltages (given that the backside junction has appropriate termination structure), and hence, the drift layer design principles of NPT unidirectional and BD-IGBTs are the same. Based on the open-base transistor breakdown principle [28] , a drift layer with a thickness of 250 μm, with a doping concentration of 4.5 × 10 14 cm −3 is chosen for a 15-kV SiC BD-IGBT. In an NPT BD-IGBT design, the drift region is shared while in forward blocking and RB modes. In contrast, a conventional FS-IGBT has forward blocking capability only. The RB voltage is low due to the high doping concentration at the p + collector/n-buffer junction. Therefore, to support bidirectional blocking voltage, the FS layer is placed in the middle of the drift region. Unlike an NPT BD-IGBT, the depletion regions in the forward and RB modes do not overlap. In the forward blocking mode (high voltage applied at the bottom), only the top half is depleted and in the reverse conducting mode, the bottom half is depleted. The FS layer thickness and doping are chosen, such that the charge is sufficient to stop the expansion of the depletion region (≈1.1 × 10 13 cm −2 for 4H-SiC).
Since the drift region is not shared in the forward and RB modes of an FS BD-IGBT, the required drift layer thickness is nearly twice that of a unidirectional FS-IGBT. This largely negates the advantage of using an FS design. However, the FS BD-IGBT does have an advantage if the drift layer lifetime is very long. For NPT IGBTs, as the drift carrier lifetime increases, BV decreases due to increase in current gain of the wide base p-n-p transistor. Simulated BV and forward voltage drop for NPT and FS BD-IGBTs as a function of carrier lifetime are shown in Fig. 5(c) and (d) . For FS BD-IGBTs, BV is nearly independent of drift layer lifetime, as shown in Fig. 5(c) . Since the drift layer requirement for NPT and FS BD-IBGT is the same, there is no advantage to use an FS IGBT to reduce ON-state voltage drop. In fact, due to the low lifetime in the buffer layer, the forward voltage drop for an FS BD-IGBT is higher than an NPT BD-IGBT, as shown in Fig. 5(d) . Based on these considerations, an NPT design was chosen for the demonstration of UHV 4H-SiC BD-IGBTs in this paper. The drift layer thickness chosen is 250 μm with a nominal doping concentration of 4.5 × 10 14 cm −3 . This results in a 1-D BV limit of 18.5 kV for a lifetime of 2.5 μs and 16.3 kV for a lifetime of 10 μs.
B. Unit Cell Design
The design of planar gate IGBT unit cell structure and associated performance tradeoffs is well known and has been discussed in many textbooks [8] . In this section, we have discussed the unique aspects of unit cell design of high-voltage SiC BD-IGBTs, focusing on the design of the charge storage layer (CSL).
It has been experimentally shown that a deep CSL can dramatically improve the ON-state performance of 4H-SiC IGBTs [29] [30] [31] . Similar CSLs are also utilized to improve the ON-state performance of silicon IGBTs [32] [33] [34] . The principle behind the performance improvement can be understood from the band diagram at the p-body/n-CSL junction, as shown in Fig. 6 . It can be seen that the introduction of an n-type CSL presents an energy barrier for holes to flow from the drift layer into the p-body region. The energy barrier increases with increasing CSL doping and thickness. Since holes cannot flow out of the drift region easily, the hole concentration on the emitter side of the IGBT increases. To maintain space charge neutrality, the concentration of electrons in this region also increases. Thus, the presence of a deep CSL substantially enhances conductivity modulation of the IGBT on the emitter side. The simulated ON-state I -V characteristics of 15-kV 4H-SiC IGBTs with deep CSL and conventional DMOS (i.e., no additional CSL doping) are compared in Fig. 7(a) , and ON-state excess carrier concentration in the drift layer is shown in Fig. 7(b) .
While the introduction of the CSL improves the ON-state excess carrier concentration and reduces forward voltage drop, it also causes a sharper electric field drop-off at the top p-body/n-CSL junction due to higher doping concentration, which reduces the BV. The depth (D CSL ) and doping concentration (N CSL ) of the CSL must be carefully optimized to obtain a low V F , without compromising the BV. The simulated variation of BV and V F with CSL doping concentration is shown in Fig. 8(a) . The ON-state excess carrier concentration for different CSL doping concentrations is shown in Fig. 8(b) . With increasing CSL doping concentration, the excess carrier concentration on the emitter side of the IGBT increases. It can also be seen that the collector side excess carrier concentration decreases with increased CSL doping. This is due to a reduction in injection efficiency from the backside p + -/n-CSL junction.
A similar tradeoff between ON-state voltage drop and BV is found as the depth of the CSL increases, as shown in Fig. 8(c) and (d). Based on the tradeoffs between V F and BV, a 2-μm-deep CSL with a doping concentration of 1 × 10 16 cm −3 was chosen for device fabrication.
In BD-IGBTs, the CSL also plays a critical role in optimizing the dynamic characteristics. As discussed previously, the backside gate in a BD-IGBT can be utilized to stop minority carrier injection device turn OFF, leading to drastically lower switching losses compared to conventional IGBTs. The simulated ON-state characteristics (with back gate turned ON) of 15-kV BD-IGBTs with different CSL parameters are compared in Fig. 9 . In devices with a deep, heavily doped CSL, a linear I -V characteristic through the origin is obtained when the back gate is turned ON, indicating that there is no minority carrier injection. In contrast, when the CSL is shallow or lightly doped, minority carrier injection is not completely interrupted, as evidenced by a snapback in the I -V characteristic. This snapback occurs when the lateral voltage drop across the backside CSL and MOS channel exceeds the built-in potential of SiC (≈2.8 V) . If the CSL resistivity is too high, the snapback occurs at a current density that is lower than the typical operating current density of a SiC IGBT (≈50 A/cm 2 ). This is highly undesirable because in such cases, turning the back gate ON (even with a long delay time) during turn OFF is not effective for reducing switching losses. Inductive load, active switching, turn-OFF waveforms for BD-IGBTs with different CSL depths, but otherwise identical parameters, are compared in Fig. 10 . Turn-OFF losses are only 9 mJ/cm 2 for a device with a CSL depth of 2 μm, compared with 78 mJ/cm 2 for a depth of 1 μm.
Another critical parameter in the design of a planar gate IGBT cell is the JFET width [6] , [35] . A wide JFET width is preferred from the point of view of reducing the junction field effect transistor (JFET) resistance and forward voltage drop. But the increased separation between adjacent p-wells also increases the electric field in the JFET region in the OFF-state. The electric field in the JFET region also appears in the gate oxide, but multiplied by the ratio of permittivity of 4H-SiC and SiO 2 . This can cause breakdown or reliability issues in the gate oxide. It is more critical for 4H-SiC devices than silicon due to the high critical electric field in 4H-SiC. Based on similar considerations as unidirectional SiC IGBTs as discussed in [6] , a JFET width of 4 μm was chosen as the baseline value for the fabricated devices.
IV. BD-IGBT EXPERIMENTAL CHARACTERISTICS
BD-IGBTs were fabricated on 250-μm-thick freestanding substrates with a nominal doping concentration of 4.5 × 10 14 cm −3 [22] . The output I -V characteristics of BD-IGBTs at room temperature and 150°C are shown in Fig. 11 . In first and third quadrant operation, Si-face (0001) and C-face (0001) oriented MOS gate is the control terminal respectively. In the first quadrant (Si-face operation), a V F of 9.7 and 11.5 V was obtained at room temperature and 150°C, respectively (at a collector current density of 50 A/cm 2 ). BD-IGBTs show a small positive temperature coefficient for V F , which is attractive for stable current sharing among devices connected in parallel. At 150°C, V F for BD-IGBTs is only 11.5 V, as compared with 27 V for corresponding 15-kV 4H-SiC power MOSFETs [29] . The differential specific ON-resistance (r ON,diff ) of the BD-IGBT was 140 m · cm 2 , which is nearly three times lower than the resistance of the unmodulated drift layer, indicating good conductivity modulation in the ON-state. From Fig. 11(b) , it can be seen that at high temperatures (150°C), the current carrying capability of BD-IGBTs in both the first and third quadrant operations greatly exceeds that of the unmodulated drift layer device. This is due to the increase in both high-level carrier recombination lifetime and aluminum acceptor ionization with increasing temperature, which compensates for the decrease in electron mobility.
To understand the effect of cell geometry on BD-IGBT performance, BD-IGBTs with different cell layouts were fabricated. In addition to conventional stripe design IGBTs [as shown in Fig. 12(a) ], devices with interdigitated p + and n + implant cell layout were fabricated, as shown in Fig. 12(b) . Placing the p + and n + regions orthogonal instead of parallel to each other enabled shrinking the cell pitch from 34 to 17 μm. First quadrant (Si-face) I -V characteristics of BD-IGBTs with different cell pitches are compared in Fig. 13(a) . As the cell pitch shrinks, a significant increase in saturation current and reduction in differential ON-resistance and forward voltage drop is observed. This is due to reduction in the voltage drop across the MOS channel with increasing MOS channel density. The experimental BD-IGBTs showed relatively poor ON-state performance under the third quadrant operation (i.e., with C-face MOS gate as the controlling terminal), especially at lower temperatures. This is believed to be primarily due to poor performance of the C-face MOS inversion channel. It has been previously shown that under similar gate oxidation conditions (with an nitric oxide annealed gate oxide), C-face MOS interface suffers from a much higher density of interface states (D it ) than Si-face [36] . As a result of increased D it , threshold voltage increases and channel mobility decreases due to increased inversion carrier charge trapping and Coulombic scattering effects. This also results in different temperature dependences of the ON-state forward voltage drop in the first and third quadrants. Threshold voltage showed stronger temperature dependence in the third quadrant (decreasing from 13.7 V at room temperature to 10.6 V at 125°C) as compared with the first quadrant (7.2 V at room temperature, decreasing to 5.6 V at 125°C). The negative temperature coefficient of V F , as observed in the third quadrant is a result of threshold voltage reduction and channel mobility improvement at high temperatures. On the other hand, V F shows a positive temperature coefficient on Si-face, since it is dominated by the effect of bulk mobility and carrier lifetime, rather than MOS channel. The strong dependence of SiC MOS gate oxide properties on crystal orientation is well known [36] [37] [38] [39] . The asymmetric device performance obtained in the first and third quadrant operations of experimental BD-IGBTs in this paper can be overcome by developing an MOS gate oxide process, which results in a similar threshold voltage and mobility on both Si-face and C-face.
A 600-μm-wide junction termination extension (JTE) edge termination was used in this paper, which was fabricated by using a single implant, grayscale lithography mask to control lateral JTE dose [40] [41] [42] . Although the drift layer was designed for a BV of 15 kV, experimental devices showed considerable variation in BV. A maximum BV of 7.2 kV on IGBTs and 11 kV on cofabricated pin diodes from the same wafer was obtained, as shown in Fig. 14 . BV yield was lower than expected, which is possibly due to epi related defects or defects 466 formed during high energy implantation to create the CSL region. Further investigations are necessary to determine the root cause of lower than expected blocking performance in these devices. C-face IGBTs exhibited BVs of up to 3 kV. The lower BV on C-face may be due to differences in SiO 2 /SiC interface charge densities on Si-face and C-face. On-wafer resistive load passive switching characteristics (backside gate and emitter shorted, dc bus voltage = 100 V) of a BD-IGBT were also measured, showing turn-ON and turn-OFF times of 0.5 and 1.5 μs, respectively, with the total switching losses of 2 mJ/cm 2 .
V. CONCLUSION
Traditionally, bidirectional switches have been realized by using a series combination of conventional IGBTs and antiparallel diodes (four devices) or antiparallel connection of RB NPT IGBTs. Previously, silicon BD-IGBTs with BVs between 1.2 to 3.3 kV have been demonstrated by using wafer bonding. In this paper, the design guidelines, performance tradeoffs, and experimental characteristics of UHV 4H-SiC BD-IGBTs have been investigated for the first time.
It has been shown by numerical simulations that backgate control can be used to tailor the injection of minority carriers in 4H-SiC BD-IGBTs, resulting in very low turn-OFF switching losses, similar to that of unipolar switches like power MOSFETs. The effect of changing the delay time between gate signals has been investigated. It is found that a deep CSL is necessary to stop minority carrier injection and achieve low losses in this switching mode. Experimental devices have been fabricated using a novel double sided processing approach on lightly doped n-type free-standing substrates. These devices show promising performance, with good conductivity modulation and positive temperature coefficient of ON-state voltage drop.
The FSS wafer technology and double sided, ion implanted process used in this paper has wide applicability for UHV SiC bipolar devices. This process is analogous to modern silicon IGBT processing technology, and is more amenable to the fabrication of transparent emitter devices, which is difficult in IGBTs fabricated on p + substrates. In addition, this process can be easily adapted for other UHV SiC bipolar devices, such as n-channel IGBTs and n-GTOs and derivative devices, such as RB and reverse conducing IGBTs.
